- Raspberry Pi & Accessories
- Raspberry Pi Kits
- Raspberry Pi Board
- Raspberry Pi Case
- Raspberry Pi Came
- Raspberry Pi Accessories
74LS20 Dual Four input NAND in Pakistan
74LS20 Dual Four input NAND in Pakistan
Related products
- 74LS And 74HC Series IC
74HC165 Parallel To Serial 8 Bit Shift Register IC in Pakistan
0 out of 5(0)The 74HC165 is a high-speed Si-gate CMOS device and is pin-compatible with low-power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC165 are 8-bit parallel-load or serial-in shift registers with complementary serial outputs (Q7 and Q7) available from the last stage. When the parallel load (PL) input is LOW, parallel data from the D0 to D7 inputs are loaded into the register asynchronously. When PL is HIGH, data enters the register serially at the Ds input and shifts one place to the right (Q0 –> Q1 –> Q2, etc.) with each positive-going clock transition. This feature allows parallel-to-serial converter expansion by tying the Q7 output to the DS input of the succeeding stage. The clock input is a gated-OR structure that allows one input to be used as an active LOW clock enable (CE) input. The pin assignment for the CP and CE inputs is arbitrary and can be reversed for layout convenience. The LOW-to-HIGH transition of input CE should only take place while CP is HIGH for predictable operation. Either the CP or the CE should be HIGH before the LOW-to-HIGH transition of PL to prevent shifting the data when PL is activated.
SKU: D2016 - 74LS And 74HC Series IC
7448 BCD To 7 Segment Decoder Driver IC 74LS48 SN74LS48N 74HC48 in Pakistan
Quick View74LS And 74HC Series IC7448 BCD To 7 Segment Decoder Driver IC 74LS48 SN74LS48N 74HC48 in Pakistan
0 out of 5(0)The 74LS48 features active-high outputs for driving lamp buffers or common-cathode LEDs. They have full ripple-blanking input/output controls and a lamp test input. Display patterns for BCD input count above 9 are unique symbols to authenticate input conditions. Their circuits incorporate automatic leading and/or trailing-edge zero-blanking control (RBI\ and RBO\). Lamp test (LT\) of these types may be performed at any time when the BI\/RBO\ node is at a high level. They contain an overriding blanking input (BI\), which can be used to control the lamp intensity by pulsing or to inhibit the outputs. Inputs and outputs are entirely compatible for use with TTL logic outputs.
SKU: D2010 - 74LS And 74HC Series IC
74LS148 3-Bit Priority Encoder IC (74148 IC) DIP-16 in Pakistan
0 out of 5(0)74LS Series ICs are High-Speed Logic gates, ideally a little faster than the 74HC series but more power consumption is required. They are implemented with a Low-Power Schottky diode technology to achieve high switching speed. 74LS148 is one of the 74LS series IC. 74LS148 ICs contain an 8 to 3-Bit priority encoder that converts 8 Data Lines to 3-Line binary. Cascading circuitry (enable input EI and enable output EO) has been provided to allow octal expansion without the need for external circuitry.
SKU: D2024 - 74LS And 74HC Series IC
74LS138 – 3 to 8 Decoder De-Multiplexer IC in Pakistan
0 out of 5(0)The 74LS138 is a 3:8 Decoder IC that is commonly used in decoding or de-multiplexing circuits for memory decoding or data routing purposes. It is designed for high-speed operations and has three enable pins to make it easier to cascade with other ICs. The device decodes 1-of-8 lines, set by x3 binary select inputs & three enable inputs. The LS138 can be used as an 8- output demultiplexer by using one active LOW Enable input as data input & the other Enable inputs as strobes. The IC has an operating voltage from 1.0V to 5.5V with a low power consumption of 32mW. The propagation delay is around 21nS.
SKU: D2020 - 74LS And 74HC Series IC
74151 ic in Pakistan
0 out of 5(0)This Data Selector/Multiplexer contains full on-chip decoding to select one-of-eight data sources as a result of a unique three-bit binary code at the Select inputs. Two complementary outputs provide both inverting and non-inverting buffer operation. A Strobe input is provided which, when at the high level, disables all data inputs and forces the Y output to the low state and the W output to the high state. The Select input buffers incorporate internal overlap features to ensure that select input changes do not cause invalid output transients. RoboticsBD
SKU: D2022
Reviews
There are no reviews yet