- Raspberry Pi & Accessories
- Raspberry Pi Kits
- Raspberry Pi Board
- Raspberry Pi Case
- Raspberry Pi Came
- Raspberry Pi Accessories
74LS02 74AHS02 7402 Quad 2-input NOR gate in Pakistan
74LS02 74AHS02 7402 Quad 2-input NOR gate in Pakistan
74LS02 74AHS02 7402 Quad 2-input NOR gate in Pakistan
Package Includes:
- 1 x 74LS02 74AHS02 7402 Quad 2-input NOR gate in Pakistan
Related products
- 74LS And 74HC Series IC
74LS160 74160 74HC160 4-Bit Synchronous Decade Counter in Pakistan
0 out of 5(0)The 74LS160 IC package, consisting of 16 pins, contains a single 4 bit synchronous counter circuit which can be wired for decade counting mod, without external logic chips. By wiring more than one 74LS160 together (cascading), it is possible to make higher count lengths (powers of ten). For example, two 74LS160s cascaded together would yield a counter capable of decimally counting the range 00 – 99.
SKU: D2026 - 74LS And 74HC Series IC
74HC165 Parallel To Serial 8 Bit Shift Register IC in Pakistan
0 out of 5(0)The 74HC165 is a high-speed Si-gate CMOS device and is pin-compatible with low-power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC165 are 8-bit parallel-load or serial-in shift registers with complementary serial outputs (Q7 and Q7) available from the last stage. When the parallel load (PL) input is LOW, parallel data from the D0 to D7 inputs are loaded into the register asynchronously. When PL is HIGH, data enters the register serially at the Ds input and shifts one place to the right (Q0 –> Q1 –> Q2, etc.) with each positive-going clock transition. This feature allows parallel-to-serial converter expansion by tying the Q7 output to the DS input of the succeeding stage. The clock input is a gated-OR structure that allows one input to be used as an active LOW clock enable (CE) input. The pin assignment for the CP and CE inputs is arbitrary and can be reversed for layout convenience. The LOW-to-HIGH transition of input CE should only take place while CP is HIGH for predictable operation. Either the CP or the CE should be HIGH before the LOW-to-HIGH transition of PL to prevent shifting the data when PL is activated.
SKU: D2016 - 74LS And 74HC Series IC
7490 74LS90 IC Decade Counter in Pakistan
0 out of 5(0)Each counter has a divide-by-two section and either a divide-by-five (LS90), divide-by-six (LS92) or divide-by-eight (LS93) section which are triggered by a HIGH-to-LOW transition on the clock inputs. Each section can be used separately or tied together (Q to CP) to form BCD, bi-quinary, modulo-12, or modulo-16 counters. All of the counters have a 2-input gated Master Reset (Clear), and the LS90 also has a 2-input gated Master Set (Preset 9).
SKU: D2012 - 74LS And 74HC Series IC
74LS189 64 Bit RAM with 3 State Output IC 74189 74HC189 in Pakistan
Quick View74LS And 74HC Series IC74LS189 64 Bit RAM with 3 State Output IC 74189 74HC189 in Pakistan
0 out of 5(0)The 74LS189 is a high-speed 64-bit RAM organized as a 16-word by the 4-bit array. Address inputs are buffered to minimize loading and are fully decoded on-chip. The outputs are 3-state and are in the high impedance state whenever the Chip Select (CS) input is HIGH. The outputs are active only in the read mode and the output data is the complement of the stored data.
SKU: D2011
Reviews
There are no reviews yet